

What is claimed is:

- 1 7. The process as recited in claim 1, wherein said aqueous solution comprises
2 approximately 25-100 gm/liter sodium persulfate, up to about 3 volume% phosphoric
3 acid, and up to about 0.116 Molar sodium phosphate.
- 1 8. The process as recited in claim 1, wherein said aqueous solution further
2 comprises a surfactant.
- 1 9. The process as recited in claim 8, wherein said surfactant is anionic.
- 1 10. The process as recited in claim 9, wherein said anionic surfactant is selected
2 from the group of compounds consisting of aryl sulfonates, alkyl sulfonates, aryl sulfates,
3 alkyl sulfates and phosphate esters.
- 1 11. The process as recited in claim 8, wherein said surfactant is nonionic.
- 1 12. The process as recited in claim 11, wherein said nonionic surfactant is
2 selected from the group of compounds consisting of nonyl phenol ethoxylated with 3-30
3 moles of ethylene oxide, octyl phenol ethoxylated with 3-30 moles of ethylene oxide,
4 block copolymers of ethylene oxide and propylene oxide, and alkyl polyoxyalkylene
5 ethers.
- 1 13. The process as recited in claim 2, wherein said copper features, comprise at
2 least one of the group consisting of plated through holes, contact fingers, tabs, connecting
3 pads, and external and fine line circuitry.

1 14. The process as recited in claim 13, wherein said intermediary and final
2 structures of said microelectronic package further comprise precious metal/nickel or
3 phosphorous/nickel plated features, wherein said surfaces of unplated said copper features
4 are proximate said precious metal/nickel or phosphorous/nickel plated features, wherein
5 said copper surfaces are unaffected by galvanic or accelerated etching of bulk copper
6 from said aqueous solution.

1 15. The process as recited in claim 14, wherein said precious metal is gold or
2 palladium.

1 16. The process as recited in claim 2, wherein said intermediary and final
2 structures of said microelectronic package comprise an embedded nickel resistor.

1 17. A process to manufacture an intermediate structure of an embedded resistor
2 printed wiring board, comprising the steps of:

3 a) providing a printed wiring board internal core comprising, a dielectric substrate
4 having at least one outermost lateral surface, copper features, and at least one nickel or
5 nickel alloy planar resistor formed on said at least one of said outermost lateral surfaces;
6 and

7 b) applying a microetch solution comprising an inorganic acid, a persulfate salt
8 and a phosphate salt, to clean exposed surfaces of said copper features, without adversely
9 affecting the resistor values of said at least one nickel or nickel alloy planar resistor.

1 18. The process to manufacture an embedded resistor printed wiring board, as
2 described in claim 17, wherein said first and second dielectric substrates are selected from
3 the group consisting of epoxy resins, polyimides, polytetrafluoroethylene (TEFLON),
4 cyanates, cyanate esters, BT epoxies, and IBM Driclad epoxy, either unreinforced or
5 reinforced with glass.

1 19. A process to manufacture a planar resistor in an intermediate structure printed
2 wiring board, comprising the steps of:

3 a) providing a printed wiring board internal core comprising a dielectric substrate
4 having at least one lateral outer surface and first copper features affixed to said at least
5 one of said lateral outer surfaces;

6 b) applying a microetch solution comprising an inorganic acid, a persulfate salt
7 and a phosphate salt, to said first copper features in order to clean exposed surfaces of
8 said first copper features;

9 c) enhancing bond strength to subsequently applied dielectric materials by
10 forming copper oxide on uppermost and sidewall surfaces of said first copper features;

11 d) applying a dielectric material to the first dielectric substrate to exposed said
12 lateral outer surfaces of said dielectric substrate and to said first copper features in order
13 to generate a multilayer laminate;

14 e) fabricating and plating through-holes through said dielectric material;

15 f) forming second copper features and at least one planar nickel or nickel alloy
16 resistor on an uppermost surface of said dielectric material, said second copper features
17 and said planar resistor being electrically connected to said first copper features through
18 said plated through-holes; and

19 g) applying a microetch solution comprising an inorganic acid, a persulfate salt
20 and a phosphate salt to said second copper features in order to clean exposed
21 surfaces of said second copper features without adversely affecting the resistor values of
22 said at least one nickel or planar nickel alloy resistor.

1 20. A process of manufacturing intermediary structures of a microelectronic
2 package, comprising the steps of:

3 a) providing a microelectronic package comprising a dielectric substrate, said
4 dielectric substrate having an outermost lateral surface with at least one component
5 selected from the group consisting of unplated copper features, precious metal plated
6 copper features, and copper circuit lines attached thereto;

7 b) applying an aqueous microetchant solution comprising inorganic acid,
8 persulfate salt and phosphate salt, to said microelectronic package in order to clean said
9 unplated copper features, without causing galvanic etching of bulk copper from said
10 components;

11 c) applying and processing a soldermask material to uppermost surfaces of said
12 components in order to expose said copper features, while protecting said copper circuit
13 lines with unprocessed soldermask material;

14 d) reapplying said aqueous microetchant solution from step (b), to said copper
15 features in order to clean in-process oxides and other contaminants without galvanic
16 etching of bulk copper from said copper features; and

17 e) applying an organic solderability preservative to said exposed unplated copper
18 features to fabricate sites for mounting pads.

P00000000000000000000000000000000